

Links to visuals	Links to 2013 IRPS Virtual Presentations	Links to papers / abstracts
	Plenary Session	
Visuals for	Welcome – General Chair: S. Krishnan	
Visuals for...	Keynote Speaker Chenming Hu Introduction by S. Krishnan	
Visuals for	Keynote Address 1: From Reliability Research to FinFET—Chenming Hu, University of California, Berkeley	
Visuals for	Opening Remarks II: S. Krishnan	
Visuals for	Technical Program Introduction –TP Chair: G. LaRosa	
Visuals for	Awards: P. Chaparala & S. Krishnan	
Visuals for	Keynote Speaker Matthew Wallace Introduction by S. Krishnan	
Visuals for	Keynote Address 2: Mars Curiosity Mission, Matthew Wallace, JPL-NASA	
	Session 2A - Compact Modeling	
2A-1	Compact Modeling for Simulation of Circuit Reliability: Historical and Industrial Perspectives (Invited), P. Lee, Elpida Memory, Inc.	2A.1.1
2A-2	A Compact SPICE Model for Statistical Post-Breakdown Gate Current Increase Due to TDD, S.Y. Kim, G. Panagopoulos, C.-H. Ho, M. Katozzi*, E. Cannon*, K. Roy, Purdue University, *Boeing Research & Technology	2A.2.1
2A-3	Compact Reliability Model for Degradation of Advanced p-MOSFETs Due to NBTI and Hot Carrier Effects in the Circuit Simulation, C. Ma, H. Mattausch, M. Miyake, T. Iizuka, M. Miura-Mattausch, K. Matsuzawa*, S. Yamaguchi*, T. Hoshida*, M. Imade*, R. Koh*, T. Arakawa*, J. He**, Hiroshima University, Semiconductor Technology Academic Research Center, **PKU-HKUST Shenzhen-Hong Kong Institution	2A.3.1
2A-4	Modeling of NBTI-Recovery Effects in Analog CMOS Circuits, C. Yilmaz, L. Heifi, C. Werner, D. Schmitt-Landsiedel, TU München	2A.4.1
2A-5	Compact Model Council's Standard Circuit Simulator Interface for Reliability Modeling (Invited), A. Ramadan, Mentor Graphics	2A.5.1
	Session 2B: ESD and Latchup	
2B-1	Overshoot-Induced Failures in Forward-Biased Diodes: A New Challenge to High-Speed ESD Design, F. Farbiz, A. Appaswamy, A. Salman, G. Boselli, Texas Instruments Inc.	2B.1.1
2B-2	A Physics-Based Compact Model for SCR Devices Used in ESD Protection Circuits, R. Mertens, E. Rosenbaum, University of Illinois at Urbana-Champaign	2B.2.1
2B.3	Power Supply Clamp for Multi-Domain Mixed-Signal SiGe BiCMOS Applications, J. A. Salcedo, S. Parthasarathy, J.-J. Hajjar, Analog Devices, Inc.	2B.3.1
2B.4	Enhanced PMOS-Triggered PMLSCR With Robust EOS Immunity, S.-Y. Wang, Y.-H. He, C.-W. He, H.-C. Huang, Y.-W. Chang, T.-C. Lu, K.-C. Chen, C.-Y. Lu, Macronix International Co., Ltd.	2B.4.1
2B.5	ESD in FinFET Technologies: Past Learning and Emerging Challenges (Invited), D. Linten. G. Hellings. S.-H. Chen, G. Groeseneken, IMEC	2B.5.1
	Session 2C: Electromigration	
2C.1	Electromigration Early Failure Void Nucleation and Growth Phenomena in Cu and Cu(Mn) Interconnects, M. Hauschildt, C. Hennesthal, G. Talut, O. Aubel, M. Gall*. K.B. Yeap*, E. Zschech*. GLOBALFOUNDRIES, *Fraunhofer Institute for Nondestructive Testing	2C.1.1
2C.2	Microstructure Local Effect for Electromigration Reliability Improvement and Cu Damascene Lines Design Rules Relaxation, F. Bana, D. Ney, L. Arnaud, Y. Wouters* STMicroelectronics, *SIMaP	2C.2.1
2C.3	Intrinsic Study of Current Crowding and Current Density Gradient Effects on Electromigration in BEOL Copper Interconnects, K. Croes, Y Li, M. Lofrano C.J. Wilson, Z. Tokei, IMEC	2C.3.1
2C.4	Electromigration Extrusion Kinetics of Cu Interconnects, L. Zhang, P.-C. Wang, X.H. Liu, P.S. McLaughlin, R. Filippi, B. Li, J. Bao, IBM Systems and Technology Group	2C.4.1
2C.5	Stress-Induced-Voiding Risk Factor and Stress Migration Model for Cu Interconnect Reliability (Invited), H.W. Yao, P. Justison, J. Poppe, GLOBALFOUNDRIES	2C.5.1
	Session 2D: Transistors	
2D.1	Technology Scaling on High-K & Metal-Gate FinFET BTI Reliability (Invited), K.-T. Lee, W. Kang, E.-A. Chung, G. Kim, H. Shim, H. Lee, H. Kim, M. Choe, N.-I. Lee, A. Patel, Junekyun. Park, Jongwoo. Park, Samsung Electronics Co., Ltd.	2D.1.1
2D.2	Advanced Characterization of Oxide Traps: The Dynamic Time-Dependent Defect Spectroscopy, T. Grasser, K. Rott, H. Reisinger* P. Wagner, W. Goes, F. Schanovsky, M. Waltl. M. Toledano-Luque** B. Kaczer**, TU Wien, * Infineon Munich, **IMEC	2D.2.1
2D.3	Reduction of the Gate-Stack Variability in Nanoscaled MOSFETs by Body Bias, J. Franco, B. Kaczer, M. Toledano-Luque, Ph.J. Roussel, G. Groeseneken, B. Schwarz*, M. Bina*. M. Waltl*, P.-J. Wagner*, T. Grosser*, IMEC, KU Leuven, *T. U. Wien	2D.3.1
2D.4	Challenges in the Characterization and Modeling of BTI Induced Variability in Metal Gate / High-k CMOS Technologies, A. Kerber, T Nigam, GLOBALFOUNDRIES Inc.	2D.4.1
2D.5	Reliability Monitoring For Highly Leaky Devices, J. Ryan, J. Campbell, K. Cheung, J. Suehle, R. Southwick*, A. Oates** NIST *NIST/IBM, **TSMC	2D.5.1
2D.6	Impact of the Gate-Stack Change from 40nm Node SION to 28nm High-K Metal Gate on the Hot-Carrier and Bias Temperature Damage, A. Bravaix, Y. Mamy Randriamihaja, V. Huard*, D. Angot* X. Federspiel* W. Arfaoui, P. Mora*, F. Cacho* M. Saliva, C. Besset* S. Renard*. D. Roy*, E. Vincent*, IM2NP-ISEN, *STMicroelectronics	2D.6.1
	Session 2E: Electronic Systems Reliability	
2E.1	Statistical Outlier Screening for Latent Defects (Invited), J. Tikkanen, N. Stimikawa, L-Wang, L. Winenberg*, M. Abadir*, UC Santa Barbara, *Freescale Semiconductor	2E.1.1
2E.2	A Motor Drive Electronics Assembly for Mars Curiosity Rover: An Example of Assembly Qualification for Extreme Environments, E. Kolawa, Y. Chen*. M. Mojarradi, C. Weber, D. Hunter, Jet Propulsion Laboratories, *NASA Langley Research Center	2E.2.1
2E.3	Erratic Bits Classification for Efficient Repair Strategies in Automotive Embedded Flash Memories, C. Zambelli, P. Olivo, G. Koebnik*, R. Ullmann*, M. Bauer*, G. Tempel*, Universita degli Studi di Ferrara, *Infineon Technologies	2E.3.1

2E.4	Realistic 55nm IC Failure in Time (FIT) Estimates from Automotive Field Returns, A. Haggag, A. Barr, K. Walker, L. Winemberg, Freescale Semiconductor, Inc.	2E.4.1
	Session 2F: BEOL Dielectrics	
2F.1	An Experimental Methodology for the In-situ Observation of the Time-Dependent Dielectric Breakdown Mechanism in Copper/Low-k On-Chip Interconnect Structures, K.B. Yeap, M. Gall, C. Sander, S. Mese, Z. Liao, Y. Ritz, R. Rosenkranz, U. Miihle, J. Gluck, E. Zschech, O. Aubel*, A. Beyer*, C. Hennesthal*, M. Hauschildt*, G. Talut*, J. Poppe*, N. Vogel* H.-J. Engelmann* D. Stauffer**, R. Major**, O. Warren**, Fraunhofer IZFP-D, *GLOBALFOUNDRIES, **Hysitron, Inc.	2F.1.1
2F.2	Temperature and Field Interrelation Study of Low-k TDDB for Cu Interconnects With and Without Liner - New Insights to the Roles of Cu for a Competing Breakdown Process, F. Chen, M. Shinosky, J. Aitken, C.-C. Yang*, D. Edelstein*, IBM Microelectronics, *IBM TJ Watson Research Center	2F.2.1
2F.3	Reliability Characteristics of Thin Porous Low-K Silica-Based Interconnect Dielectrics, Y. Barbarin, K. Croes, P.J. Roussel, Y. Li, P. Verdonck, M. Baklanov, Z. Tokei, L. Zhao*, IMEC, *GLOBALFOUNDRIES	2F.3.1
2F.4	Low Field TDDB of BEOL Interconnects using >40 Months of Data, K. Croes, Ph. Roussel, Y. Barbarin, C. Wu, Y. Li, J. Bdmmls, Z. Tokei, IMEC	2F.4.1
2F.5	IReliability of MOL Local Interconnects, T. Kauerauf, A. Branka, G. Sorrentino, Ph. Roussel, S. Demuyne, K. Croes, K. Mercha, J. Bdmmls, Z. Tokei, G. Groeseneken, IMEC	2F.5.1
	Session 3A: Circuit Simulations	
3A.1	Workload Dependent NBTI and PBTI Analysis for a sub-45nm Commercial Microprocessor, E. Mintarno*, V. Chandra, D. Pietromonaco, R. Aitken, R. Dutton*, ARM R&D, *Stanford University	3A.1.1
3A.2	Interplay Between Statistical Reliability and Variability: A Comprehensive Transistor-to-Circuit Simulation Technology, L. Gerrer, S. Amoroso, P. Asenov, J. Ding, B. Cheng, F. Adamu-Lema, S. Markov, A. Asenov, Reid*, C. Millar*, University of Glasgow, *Gold Standard Simulations Ltd.	3A.2.1
3A.3	An Age-Aware Library for Reliability Simulation of Digital ICs, M. Katozi, E. Cannon, T. Dao, K. Aitken, S Fischer, T. Amort, R. Brees, J. Tostenrude, The Boeing Company	3A.3.1
3A.4	Defect-based Methodology for Workload-dependent Circuit Lifetime Projections - Application to SRAM, P. Weckx, B. Kaczer*, M. Toledano-Luque*, T. Grosser**, P. Roussel*, H. Kukner, P. Raghavan*, F. Catthoor, G. Groeseneken, KU Leuven *IMEC **TU Wien	3A.4.1
3A.5	Technology Scaling And Reliability Challenges In The Multicore Era, V. Huard, F. Cacho, X. Federspiel, STMicroelectronics	3A.5.1
3A.6	Making Reliable Memories in an Unreliable World (Invited), R. Joshi, R. Kanj* C. Adams**, J. Warnock**, IBM Research, *American University of Beirut, **IBM Systems and Technology Group	3A.6.1
	Session 3B: Memory	
3B.1	Resolving Discrete Emission Events: a New Perspective for Detrapping Investigation in NAND Flash Memories, C. Miccoli, J. Barber*. C. Monzio Compagnoni, G. Paolucci, J. Kessenich*. A. Lacaita, A. Spinelli. R. Koval**, A. Goda*, Politecnico di Milano, *Micron Technology Inc., **Intel Corporation	3B.1.1
3B.2	Reliability Issue of 20nm MLC NAND FLASH, T.-U. Youn, K.-W. Noh, S.-M. Yi J.-W. Kim, N.-Y Park, S.-C Shin, K.H. Yun, B.-K. Kim S.K. Park, S.-K Lee, S.-J. Hong, SKHynix Inc.	3B.2.1
3B.3	Error-Prediction Analyses in 1X, 2X and 3Xnm NAND Flash Memories for System-Level Reliability Improvement of Solid-State Drives (SSDs), S. Tanakamaru, M. Doi, K. Takeuchi, Chuo University	3B.3.1
3B.4	Impact of Statistical Variability and 3D Electrostatics on Post-Cycling Anomalous Charge Loss in Nanoscale Flash Memories, S.M. Amoroso, L. Gerrer, F. Adamu-Lema, S Markov, A. Asenov*. University of Glasgow, *Gold Standard Simulations Ltd.	3B.4.1
3B.5	MONOS Specific Interface State Generation/Recovery Mechanisms and their Impact on Reliability Properties, S. Fujii, K Sakuma, Toshiba Corporation	3B.5.1
3B.6	Analysis on Static Noise Margin Improvement in 40nm 6T-SRAM with Post-Process Local Electron Injected Asymmetric Pass Gate Transistor, K. Miyaji, D. Kobayashi, K Takeuchi, S.Miyano* Chuo University *STARC	3B.6.1
	Session 3C: Compound/Opto Electronics	
3C.1	GaN-HEMTs Devices with Single- and Double-Heterostructure for Power Switching Applications (ESREF), G. Meneghesso, A. Zanandrea, A. Stocco. I. Rossetto, C. De Santi, F. Rampazzo, M. Meneghini, E. Zanoni, E Bahat- Treidel* O. Hilt*. P. Ho*. J. Wuerfl*, University of Padova, *Ferdinand-Braun-Institut	3C.1.1
3C.2	Status Quo and Trends of GaN Power Devices (Invited), D. Ueda, Panasonic	3C.2.1
3C.3	Highly Stable Low Noise / High Power AlN/GaN-on-Silicon Double Heterostructure HEMTs Operating at 40 GHz, F. Medjdoub, Y. Tagro, B. Grimbert. D. Ducatteau, N. RoUand, R. Silvestri*, M. Meneghini*, E. Zanoni*, G. Meneghesso* IEMN-CNRS, *University of Padova	3C.3.1
3C.4	Influence of Barrier Design on Current Collapse in High Voltage AlGaN/GaN HEMTs, S. DasGupta, L. Biedermann, M. Sun, R. Kaplar, M. Marinella, K. Zavadil, S. Atcity, T. Palacios, Sandia National Laboratorie, Massachusetts Institute of Technology	3C.4.1
3C.5	Comprehensive Investigation of the On-State Stress on D-Mode AlGaN/GaN MIS- HEMTs, T.-L. Wu, D. Marcon, M. Zahid, M. Van Hove, S. Decoutere, G. Groeseneken, IMEC	3C.5.1
3C.6	Influence of Device Self-Heating on Trap Activation Energy Extraction, F. Soci, A. Chini, G. Meneghesso*, M. Meneghini*, E. Zanoni*, University of Modena and Reggio Emilia, *University of Padova	3C.6.1
	Session 3D: Soft Errors	
3D.1	Correlating Low Energy Neutron SER with Broad Beam Neutron and 200 MeV Proton SER for 22nm CMOS Tri-Gate Devices (Invited), S. Jahinuzzaman, B. Gill, V. Ambrose, N. Seifert, Intel Corporation.	3D.1.1
3D.2	Evaluation of Logic SER for a Network Processor and the Use of Targeted Hardening to Improve System SER Performance, B. Narasimham, S. Risch, J.K. Wang, J. Spillane, L. Keegan, K. Chandrasekharan, G. Djaja, Broadcom Corporation	3D.2.1
3D.3	Estimating the Frequency Threshold for Logic Soft Errors, N. Mahatme, N. Gaspard, S. Jagannathan, D. Loveless, H. Abdel-Aziz, B. Bhuvu, L. Massengill, S. Wen*, R. Wong*, Vanderbilt University, *CISCO Systems, Inc.	3D.3.1
3D.4	Soft Errors Induced by Natural Radiation at Ground Level in Floating Gate Flash Memories, G. Just, J.-L. Autran, S. Serre, D. Munteanu, S. Sauze, A. Regnier*, J.-L.Ogier*, P. Roche*, G. Gasiot*, Aix-Marseille Universite and CNRS, *STMicroelectronics	3D.4.1
3D.5	Laser-Assisted SER Estimation in Advanced CMOS Technologies, R. Ascazubi,G. Modoran, B. Gill, N. Seifert, Intel Corporation	3D.5.1
	Session 3E: Products IC Reliability	
3E.1	A Junction Leakage Mechanism and its Effects on Advance SRAM Failure, D. Maji, P.J. Liao, Y.-H. Lee, J.R. Shih, S.-C. Chen, S.H. Gao, J.H. Lee, K. Wu, TSMC, Ltd.	3E.1.1
3E.2	At Speed HTOL Test for Reliability Qualification of High Speed Mobile Applications, J. Park, D. Ahn, D. Lee, E.-S. Jang, W. Kim, S. Shin, G. Kim, N.-I. Lee, S. Pae, Samsung Electronics Co., Ltd.	3E.2.1

3E.3	Design For Reliability Through Engineering Optimization, W.L. Ng, Y.C. Ee, K.L. Pey**, C.S. Tan*, GLOBALFOUNDRIES, *Nanyang Technological University, **Singapore University of Technology and Design	3E.3.1
3E.4	Circuit-Dependent FMAX Power and Process Optimization to Improve Product Reliability, Availability and Serviceability, P. Nsame, R. Nadkarni, J. Klazynski, J. Bickford, K. Sumner, B. Susso, R. Kumar, G. Bazan, A. Poison, R. Radaker*, IBM Corporation, *LSI Corporation	3E.4.1
3E.5	Advances in Industrial Practices for Optimal Performance/Reliability/Power Trade-off in Commercial High-Performance Microprocessors for Wireless Applications, V. Huard, F. Cacho, L. Claramond, P. Alves, W. Dalkowski, D. Jacquet, S. Lecomte*, M. Tan*, B. Delemer*, A. Kamoun*, V. Fraise*, STMicroelectronics, *ST-Ericsson	3E.5.1
Session 3F: Electromigration		
3F.1	The Impact of Trench Width and Barrier Thickness on Scaling of the Electromigration Short - Length Effect in Cu / Low-k Interconnects, A. Oates, M.H. Lin, TSMC	3F.1.1
3F.2	Short Line Electromigration Characteristics And Their Applications For Circuit Design, B. Li, C. Christiansen, C. Burke, N. Hogle, D. Badami, IBM Systems and Technology Group	3F.2.1
3F.3	Statistical Electrical and Failure Analysis of Electromigration in Advanced CMOS Nodes for Accurate Design Rules Checker, T. Parrassin, V. Huard, X. Federspiel, B. Pion, D. Ney, P. Larre, D. Croain, A. Mishra, R. Chevallier, A. Bravaix*, STMicroelectronic	3F.3.1
3F.4	Electromigration Comparison of Selective CVD Cobalt Capping with PVD Ta(N) and CVD Cobalt Liners on 22nm-Groundrule Dual-Damascene Cu Interconnects, A. Simon, T. Bolom*, C. Niu**, F. Baumann, C.-K. Hu^, C. Parks, J. Nag, H. Kim***, J.-Y. Lee, C.-C. Yang*, S. Nguyen, H.K. Soba, T. Nogami^, S. Guggilla^^, J. Ren^^, D. Sabens^^, J. AuBuchon^^, IBM Microelectronics, *GLOBALFOUNDRIES Inc., **STMicroelectronics Inc., ***Samsung Electronics, ^IBM Research, ^^Applied Materials	3F.4.1
Session 4A: Circuits Reliability		
4A.1	A Built-in BTI Monitor for Long-Term Data Collection in IBM Microprocessors (Invited), P.-F. Lu, K. Jenkins, IBM T.J. Watson Research Center	4A.1.1
4A.2	Aging Sensors for Workload Centric Guardbanding in Dynamic Voltage Scaling Applications, M Chen, H. Kufuoglu, J. Carulli, V. Reddy, Texas Instruments	4A.2.1
4A.3	An Array-Based Circuit for Characterizing Latent Plasma-Induced Damage, W.H. Choi, P. Jain, C.H. Kim, University of Minnesota	4A.3.1
4A.4	Re-investigation of Frequency Dependence of PBTI/TDDDB and its Impact on Fast Switching Logic Circuits, Y.-C. Huang, T.-Y. Yew, W. Wang, Y.-H. Lee, J.R. Shih, K. Wu, TSMC	4A.4.1
4A.5	Duty-Cycle Shift under Asymmetric BTI Aging: A Simple Characterization Method and its Application to SRAM Timing, X. Wang, J. Keane, P. Jain, V. Reddy*, C. Kim, University of Minnesota, * Texas Instruments	4A.5.1
4A.6	Impact of Dynamic Variability on SRAM Functionality and Performance in Nano-Scaled CMOS Technologies, A. Subirats, X. Garros, J. Mazurier, J. El Hussein, O. Rozeau, G. Reimbold, O. Faynot, G. Ghibaudo*, ^ACE-LETI. *IMEP-LAHC	4A.6.1
Session 4B: Photovoltaic Devices		
4B.1	Acceleration Factor Determination for Potential-Induced Degradation in Crystalline Silicon PV Modules (Invited), P. Hacke, R. Smith, K. Terwilliger, S. Glick, D. Jordan, S. Johnston, M. Kempe, S. Kurtz, National Renewable Energy Laboratory	4B.1.1
4B.2	Fault Localization and Failure Modes in Microsystems-Enabled Photovoltaic Devices, B.B. Yang, J.L. Cruz-Campa, G.S. Haase, P. Tangyungong, E. Cole Jr., A. Pimentel, P. Resnick, M. Okandan, G.N. Nielson, Sandia National Laboratories	4B.2.1
4B.3	Study of the Effects of UV-Exposure on Dye-Sensitized Solar Cells, D. Bari, N. Wrachien, G. Meneghesso, C. Andrea, R. Tagliaferro*, T.M. Brown*, A. Reale*, A. Di Carlo*, University of Padova, *University of Rome	4B.3.1
4B.4	Integration of New Methods for Photovoltaic Module Reliability Performance Characterization: New Methods for Modern Module Technology, W. Bottenberg, Bottenberg Associates	4B.4.1
Session 4C: Process Integration		
4C.1	MOS Interface Engineering for High-Mobility Ge CMOS (Invited), M. Takenaka, R. Zhang, S. Takagi, The University of Tokyo	4C.1.1
4C.2	HKMG Process Impact on N, P BTI: Role of Thermal IL Scaling, IL/HK Integration and Post HK Nitridation, K. Joshi, S. Hung*, S. Mukhopadhyay, V. Chaudhary, N. Nanaware, B. Rajamohanan, T. Sato*, M. Bevan*, A. Wei*, A. Noori*, B. McDougal*, C. Ni*, G. Sahel* C. Lazik*, P. Liu* D. Chti* L. Date*, S. Datta**, A. Brand, J. Swenberg, S. Mahapatra, IIT Bombay, *Applied Material Inc., **Penn State University	4C.2.1
4C.3	Physical Origins of Plasma Damage and its Process/Gate Area Effects on High-k Metal Gate Technology, P.J. Liao, S.H. Liang, H.Y. Lin, J.H. Lee, Y.-H. Lee, J.R. Shih, S.H. Gao, S.E. Liu, K. Wu, TSMC	4C.3.1
4C.4	Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28 nm Gate First High-K Metal Gate Process, W. McMahon, C. Tian*, S. Uppal, H. Kothari**, M. Jin***, G. LaRosa*, T. Nigam, A. Kerber, B. Linder*, E. Cartier*, W. Lai*, Y. Liu, R. Ramachandran*, U. Kwon*, B. Parameshwaran, S. Krishnan*, V. Narayanan*, GLOBALFOUNDRIES, *IBM Microelectronics, **STMicroelectronics, ***Samsung Electronics	4C.4.1
4C.5	Intrinsic Transistor Reliability Improvements from 22nm Tri-Gate Technology, S. Ramey, A. Ashutosh, C. Auth, J. Clifford, M. Hattendorf, J. Hicks, R. James, A. Rahman, V. Sharma, A. St Amour, C. Wiegand, Intel Corp.	4C.5.1
Session 5A: Gate Dielectric		
5A.1	Models of Oxygen Vacancy Defects Involved in Degradation of Gate Dielectrics (Invited), A. Shluger, K. McKenna*, University College London, *The University of York	5A.1.1
5A.2	Characterization and Optimization of Charge Trapping in High-K Dielectrics, E. Cartier, T. Ando, M. Hopstaken, V. Narayanan, R. Krishnan*, J.F. Shepard*, M.D. Sullivan*, S. Krishnan*, M.P. Chudzik*, S. De**, R. Pandey**, M. Bajaj**, K. Murali**, A. Kerber***, IBM TJ Watson Research Center, *IBM Microelectronics, **IBM India Semiconductor Research and Development Center, ***GLOBALFOUNDRIES	5A.2.1
5A.3	The "Buffering" Role of High-K in Post Breakdown Degradation Immunity of Advanced Dual Layer Dielectric Gate Stacks, N. Raghavan, A. Padovani*, X. Wu**, K. Shubhakar**, M. Bosman***, L. Larcher*, K.L. Pey**, Nanyang Technological University (NTU), *Universita di Modena e Reggio Emilia, **Singapore University of Technology & Design, ***A*STAR	5A.3.1
5A.4	A New Formulation of Breakdown Model for High-k/SiO2 Stack Dielectrics, E. Wu, IBM Semiconductor Research and Development Center	5A.4.1
5A.5	Sub-threshold Current Based Acceleration and Modeling of OFF-state TDDDB in Drain Extended NMOS and PMOS Transistors, D. Varghese, A. Venugopal, S. Pan, S. Krishnan, Texas Instruments	5A.5.1
	Compact Analytical Models for the SET and RESET Switching Statistics of RRAM Inspired in the Cell-Based Percolation	

5A.6	Model of Gate Dielectric Breakdown, S. Long, X. Lian*, C. Cagli**, L. Perniola**, E. Miranda*, D. Jimenez*, H. Lv, Q. Liu, L. Li, Z. Huo, M. Liu, J. Suhe*, Chinese Academy of Sciences, *Universitat Autnoma de Barcelona, **CEA - LETI [guest presenter]	5A.6.1
Session 5B: Failure Analysis		
5B.1	Open Localization on Copper Wirebond using Space Domain Reflectometry, J. Gaudestad, V. Talanov, A. Orozco, K.L. Khoo*. Neocera LLC, *Altera Malaysia	5B.1.1
5B.2	Atomic-Level Study of TDDB Mechanism of Hf-doped SiON Gate Dielectrics using Cs-Corrected STEM and Atom Probe Tomography, S. Kudo, Y. Hirose, K. Funayama, K. Ohgata, M. Inoue, K. Egiichi, A. Nishida, K. Asayama, N. Hattori, T. Koyama, K. Nakamae, Renesas Electronics Corporation	5B.2.1
5B.3	ToF-SIMS Characterization of Boron and Phosphorus Distribution in Sub-atmospheric Chemical Vapour Deposition Borophosphosilicate Glass (SA-CVD BPSG) Films, E. Ferlito, G. Pizzo, R. De Gregorio, G. Anastasi, R. Ricciari, D. Mello, STMicroelectronics	5B.3.1
5B.4	Localization of Electrical Active Defects caused by Reliability-Related Failure Mechanism by the Application of Lock-in Thermography, C. Schmidt, K. Wadhwa*, A. Reverdy**, E. Reinders***, DCG SystemsGmbH, *DCG Systems, **Sector Technologies, ***MASER Engineering B. V.	5B.4.1
5B.5	Building the Electrical Model of the Pulsed Photoelectric Stimulation of an NMOS Transistor in 90nm Technology, A. Sarafianos, O. Gagliano, V. Serradeil, M. Lisart, J.-M. Dutertre*, A. Tria*, STMicroelectronics, *Centre de Microelectronique de Provence - Georges Charpak	5B.5.1
5B.6	Electron Temperature - the Parameter to be Extracted from Backside Spectral Photon Emission (Invited), A. Glowacki, C. Boit, P. Perdu*, Y. Yokoyama**, TUB Berlin University of Technology, *CNES, **Hamamatsu Photonics Deutschland GmbH	5B.6.1
Session 5C: 3D/CPI		
5C.1	Experimental Analyses of the Mechanical Reliability of Advanced BEOL/FBEOL Stacks Regarding CPI Loading (Invited), H. Geisler, E. Schuchardt, M. Bnteckner, P. Hofmann, K. Vishwanath Machani, F. Kuechenmeister, D. Breuer, H.-J. Engelmann, GLOBALFOUNDRIES	5C.1.1
5C.2	Delamination in BEOL: Analysis of Interface Failure by Combined Experimental & Modeling Approaches, B. Debecker, K. Vanstreels, M. Gonzalez, B. Vandevle, IMEC	5C.2.1
5C.3	Accelerated Stress Testing Methodology to Risk Assess Silicon-Package Thermo-Mechanical Failure Modes Resulting from Moisture Exposure under use Condition, S. Rangaraj, D. Kwon, M. Pei, J. Hicks, G. Leatherman, A. Lucero, T. Wilson, S. Streit, J. He, Intel Corp.	5C.3.1
5C.4	Reliability Characterization and FEM Modeling of Power Devices under Reptitive Power Pulsing, F. Pozzobon, D. Pad, G. Pizzo, Buri, S. Morin, F. Carace, A. Andreini, D. Gastaldi*, E. Bertarelli*, R. Lucchini*, P. Vena*, STMicroelectronics, *Politecnico di Milano	5C.4.1
5C.5	Impact of Barrier Integrity on Liner Reliability in 3D Through Silicon Vias, Y. Li, Y. Civalo, Y. Oba*, A. Cockburn**, J.H. Park***, E. Beyne, I. De Wolf, K.Croes, IMEC, *Sony Corporation, **Applied- Materials Belgium, *** Applied Materials	5C.5.1
5C.6	Effect of TSV Presence on FEOL Yield and Reliability, T. Kauerauf, A. Branka, K. Croes, A. Redolfi, Y. Civalo, C. Torregiani, G. Groeseneken, E. Beyne, IMEC	5C.6.1
Session 5D: Transistors		
5D.1	Self-heat Reliability Considerations on Intel's 22nm Tri-Gate Technology, C. Prasad, L Jiang, D. Singh, M. Agostinelli, C. Auth, P. Bai, T. Eiles, J. Hicks, C.-H. Jan, K. Mistry, S. Natarajan, B. Niu, P. Packan, D. Pantuso, I. Post, S. Ramey, A. Schmitz, B. Sell, S. Suthram, J. Thomas, C. Tsai, P. Vandervoorn, Intel Corporation	5D.1.1
5D.2	Bias Temperature Instability and Hot Carrier Circuit Ageing Simulations Specificities in UTBB FDSOI 28nm Node, D. Angot, V. Huard, X. Federspiel, F. Cacho, A. Bravaix*, STMicroelectronics and *1M2NP-ISEN	5D.2.1
5D.3	Investigation of Self-Heating Effect Induced Hot-Carrier-Injection Stress Behaviors in High-Voltage Power Devices, Y.H. Huang, L.Y. Leu. C.-C. Liu, Y.-H. Lee, J.S Wang, A. Mehta, K. Wu, H.-T. Lu, P.-C. Su, J.-P. Chiang, H.-L. Chou, Y.-C. Jong and H.-C. Tuan, TSMC	5D.3.1
5D.4	Channel Hot-Carriers Degradation in MOSFETs: A Conductive AFM Study at the Nanoscale, A. Bayerl, M.Porti, J. Martin-Martinez, M. Lanza, R. Rodriguez, V. Velayudhan, E. Amat, M. Nafria, X. Aymerich, M.B. Gonzalez*, E. Simoen**, Universitat Autnoma de Barcelona, *CNM, ** IMEC	5D.4.1
Session 5E: Memories		
5E.1	Resistance Instabilities in a Filament-Based Resistive Memory (Invited), F.T. Chen, -Y. Lee, Y.-S. Chen, S.Z. Rahaman, C.-H. Tsai, K.-H. Tsai, T.-Y. Wu, W.-S. Chen, P.-Y. Gu, Y.-D. Lin, S.-S. Sheu, M.-J. Tsai, L.-H. Lee, T.-K. Ku, P.-S. Chen*, Industrial Technology Research Institute, *Minghsin University of Science and Technology	5E.1.1
5E.2	Investigation of the Role of Electrodes on the Retention Performance of HfO ₂ based RRAM Cells by Experiments, Atomistic Simulations and Device Physical Modeling, B. Traore, K. Xue, E. Vianello, G. Molas, P. Blaise, B. De Salvo, A. Padovani*, O. Pirrotta*, L. Lurcher*, L. Fonseca**, Y. Nishi***, CEA-LETI, *Universita di Modena e Reggio Emilia, **State University of Campinas, ***Stanford University	5E.2.1
5E.3	Microscopic Origin of Random Telegraph Noise Fluctuations in Aggressively Scaled RRAM and its Impact on Read Disturb Variability, N. Raghavan, R. Degraeve, A. Fantini, L. Goux, S. Strangio, B. Govoreanu, D. Wouters, G. Groeseneken, M. Jurczak, IMEC	5E.3.1
5E.4	Investigation of the Impact of the Oxide Thickness and RESET Conditions on Disturb in HfO ₂ -RRAM integrated in a 65nm CMOS Technology, T. Diokh, E. Le-Roux, S. * Jeannot, M. Gros-Jean, P. Candelier, J.F. Nodin*, V. Jousseume*, L. Perniola*, H. Grampeix*, T. Cabout*, E. Jalaguier*, M. Guillermet*, B. De Salvo*, STMicroelectronics and CEA-LETI	5E.4.1
Session 6A: Technology/Devices Beyond CMOS		
6A.1	Reliable Micro-Electro-Mechanical (MEM) Switch Design for Ultra-Low Power Logic (Invited), H. Kam, Y. Chen*, T.-J. King Liu*, Intel Corporation, *University of California, Berkeley	6A.1.1
6A.2	Reliability of Graphene Interconnects and N-type Doping of Carbon Nanotube Transistors (Invited), L. Liyanage, X. Chen, H. Wei, H.-Y. Chen, S. Mitra, H.S.P. Wong, Stanford University	6A.2.1
6A.3	Tunnel Transistors for Energy Efficient Computing (Invited), S. Datta, R. Bijesh, H. Liu, D. Mohata, V. Narayanan, Pennsylvania State University	6A.3.1
Session 6B: MEMS		
6B.1	Wafer-Level MEMS Package and its Reliability Issues (Invited), S. Tanaka, M. Esashi, Tohoku University	6B.1.1
6B.2	Key Improvements of the MEMS Switch Lifetime Thanks to a Dielectric-free Design and Contact Reliability Investigations in Hot/Cold Switching Operations, F. Souchon, B. Reig, C. Dieppedale, L. Thouy, A. Koszewski, H. Sibuet, G. Papaioannou*, CEA-LETI and *University of Athens	6B.2.1
6B.3	Electrical Characterization of Un-doped Diamond Films for RF MEMS Application, L. Michalas, M. Koutsourelis, E. Papandreu, G. Papaioannou, S. Saada* C. Mer* R. Hugon** P. Bergonzo*, A. Leuliet**, P. Martins**, S. Bansropun**, A. Ziaei**, National Kapodistrian University of Athens, *CEA,LIST Diamond Sensors Laboratory, ** Thales Research and	6B.3.1

	Technology	
6B.4	Characterization of Dielectric Charging and Reliability in Capacitive RF MEMS Switches, S. Kim, S. Cunningham, J. McKillop, A. Morris, WiSpry, Inc.	6B.4.1
Session 6C: Soft Errors		
6C.1	Space Radiation and Reliability Qualifications on 65nm CMOS 600MHz Microprocessors (Invited), S. Clerc, F. Abouzeid, G. Gasiot, J.-M. Daveau, C. Bottom, M. Glorieta, J.-L. Autran*, F. Cacho, V. Huard, L. Dugoujon, R. Weigand**, F. Malou***, L. Hilli**, P. Roche, STMicroelectronics, *Aix- Marseille Universit and CNRS, **European Space Agency, and ***Centre National d'Etudes Spatiales	6C.1.1
6C.2	Identification of Pulse Quenching Enhanced Layouts with Subbandgap Laser-Induced Single Event Effects, J. Ahlbin, N. Hooten*, M. Gadlage**, J. Warner***, S. Buchner***, D. McMorro***, L. Messingill*, University of Southern California - Information Sciences Institute, * Vanderbilt University, **NAVSEA Crane,*** Naval Research Laboratory	6C.2.1
6C.3	Impact of Cell Distance and Well-contact Density on Neutron-induced Multiple Cell Upsets, J. Furuta, K. Kobayashi*, H. Onodera, Kyoto University and *Kyoto Institute of Technology	6C.3.1
6C.4	Impact of Parasitic Bipolar Action and Soft-Error Trend in Bulk CMOS at Terrestrial Environment, T. Uemura, T. Kato, H. Matsuyama, Fujitsu Semiconductor, Ltd.	6C.4.1
Closing 2013 / 2014 IRPS Introduction		
Available poster visuals	Poster Presentations	Links to papers
BD - BEOL Dielectrics		
BD-1	Degradation in TDDb of Cu/Low-k Test Structures Due to Field Interaction Between Adjacent Metal Lines, R.X. Ong, C.L Gan, T.L. Tan*, Nanyang Technological Univ., *GLOBALFOUNDRIES. Singapore PTE LTD.	BD-1.1
BD-3	Effects of BEOL Copper CMP Process on TDDb for Direct Polishing Ultra-Low K Dielectric Cu Interconnects at 28nm Technology Node and Beyond, Y.L Hsieh, W.C. Lin, Y.M. Lin, H.K. Hsu, C.H. Chen, W.C. Tsao, C. W. Hsu, R.P. Huang, C.H. Lin, Y.H Su, K. Liu, C.C. Huang, J.Y. Wu, United Microelectronics Corporation	BD-3.1
BD-4	Trap Spectroscopy and Ta Penetration Induced Charge Trapping in Porous SiOCH Low-k Dielectrics, Y. Li, C. Wu* R. Degraeve, K. Croes, Y. Barbarin, M. Baklanov, Z. Tokel, IMEC and *also with KU Keuven	BD-4.1
CD - Compound OptoElectronics		
CD-1	Similarities of Lags, Current Collapse and Breakdown Characteristics between Source and Gate Field-Plate AlGaIn/GaN HEMTs, H. Hanawa, H. Onodera, A. Nakajima, K. Horio, Shibaura Institute of Technology	CD-1.1
CD-2	Fast Transient Thermoreflectance CCD Imaging of Pulsed Self Heating in AlGaIn/GaN Power Transistors, K. Maize, E. Heller*, D. Dorsey*, A. Shakouri**, Univ. California, Santa Cruz, *Air Force Research Laboratory, Wright-Patterson Air Force Base, **Purdue University	CD-2.1
CD-3	Single Image Spectral Electroluminescence (Photon Emission) of GaN HEMTs, P. Scholz, A. Glowacki, U. Kerst, C. Boit, P. Ivo, R. Lossy* H.-J. Wiirff*. Y. Yokoyama**, Technische Universitat Berlin, *Ferdinand Braun Institute, **Hamamatsu Photonics GmbH	CD-3.1
CM - Compact Model		
CM-1	Ring Oscillator Reliability Model to Hardware Correlation in 45nm SOI, C. Van Dam, M. Hauser, IBM	CM-1.1
CM-2	Foundations for Oxide Breakdown Compact Modeling Towards Circuit-level Simulations, M. Saliva, F. Cacho, D. Angot, V. Huard, M. Rafik, A. Bravaix*, L. Anghel**, STMicroelectronics, *IM2NP-ISEN, **TIMA	CM-2.1
CM-3	Logarithmic Modeling of BTI under Dynamic Circuit Operations: Static, Dynamic and Long-Term Prediction, J.B, Velamala, K. Sutaria, H. Shimizu*, H. Awano*, T. Sato*, G. Wirth**, Y. Cao, Arizona State University, *Kyoto University, **UFRGS	CM-3.1
CM-4	Universal Properties and Compact Modeling of Dynamic Hot-Electron Degradation in n-MOSFETs, H. Tanoue, A. Tanaka, Y. Oodate, T. Nakahagi, C. Ma, M. Miyake, H. J. Mattausch, and M. Miura-Mattausch, K. Matsuzawa*, S. Yamaguchi*, T. Hoshida*, M. Imade*, R. Koh*, and T. Arakawa*, Hiroshima University and *STARC	CM-4.1
CP - Chip-Package Interaction		
CP-1	Reliability of Dual Damascene TSV for High Density Integration - The Electromigration Issue, S. Moreau, D. Bouchu, CEA, LETI, MINATEC Campus	CP-1.1
CP-2	Effects of Bosch Scallops on Metal Layer Stress of an Open Through Silicon Via Technology, P. Singulani, H. Ceric, E. Langer, S Carniello* TU Wien, Institute for Microelectronics Vienna and *AMS A.G.	CP-2.1
CP-3	Suppression of Bond Degradation in Power IC's: Impact of Bond Pad Design and Wafer & Package Fab Processes, Y. Li, H. Xie, E. Olthof and S. Nath, NXP Semiconductors	CP-3.1
CR - Circuits Reliability		
CR-1	Investigation of Single-Trap-Induced Random Telegraph Noise for Tunneling FinFET Devices, 8T SRAM Cell, and Sense Amplifiers, M.-L. Fan, V. P.-H. Hu, Y.-N. Chen, P. Su, C.-T. Chuang, National Chiao Tung University	CR-1.1
CR-2	The Internal Circuit Damage of A High Voltage Product During the Negative- Current-Triggered (NCT) Latch-Up Test, J.-H. Lee, C. Kung, E. Kung, D-H Yang* and J.R. Shih*, Real Test Company and *TSMC	CR-2.1
EL - ESD and Latchup		
EL-1	Achieving Electrothermal Stability in Interconnect Metal During ESD Pulses, T. Maloney, L. Jiang, S. Poon, K. Kolluru, A. Ahsan, Intel Corp.	EL-1.1
EL-2	Resistor-Less Power-Rail ESD Clamp Circuit with Ultra-Low Leakage Current in 65nm CMOS Process, C.-T. Yeh, M.-D. Ker, Industrial Technology Research Institute, National Chiao-Tung University	EL-2.1
EL-3	ESD Protection Design with Adjustable Snapback Behavior for 5-V Application in IOOnm CMOS Process, C.-T. Wang, Y.-C. Chen, T.-H. Tang, K.-C. Su. United Microelectronics Corporation	EL-3.1
EL-4	Novel Drain-Less Multi-Gate pHEMT for Electrostatic Discharge (ESD) Protection in GaAs Technology, Q. Cui, J. Lioti, Univ. of Central Florida	EL-4.1
EL-5	A Low Leakage Poly-Gated SCR Device for ESD Protection in 65nm CMOS Process, S. Parthasarathy. J. Salcedo, J.-J. Hajjar, Analog Devices	EL-5.1
EL-6	Bias-Temperature-Stress (BTS) Induced ESD Device's Leakage Issue and Its Preventing Solution In Smart Power Technology, C.-F. Huang, Y.-F. Chang, S.-M. Cheng M.-H. Song TSMC	EL-6.1
EM - Electromigration		
EM-1	Early Failure Model Analysis and Improvement of the Upstream Electromigration in 45nm Cu Low-k Interconnects, D. Wang, A. Y. Zhao. L. Yu, J. Wu, V. Chang, W.K. Chien, Semiconductor Manufacturing International Corp.	EM-1.1
EM-2	Electromigration in Advanced Bond Pad Structures, K.-D. Lee, Texas Instruments Inc.	EM-2.1
EM-3	Evaluation of Constant Voltage Testing for Electromigration Study, Z. Zhang, B. McGowan, Z. Feldmaier, J. Lloyd, T. McMullen*, E. Wilcox*, S. Schultz*, SUNY Albany, CNSE, *Aetrium Inc.	EM-3.1
	Determination of Cu-Line EM Lifetime Criteria Using Physically Based TCAD Simulations, M. Lee, D. Pramanik, Y.-S. Oh*	

EM-4	Z Qin*, L Avci* S. Simenov* K.E. Sayed*. P. Balasingam*, Intermolecular, Inc., *Synopsys, Inc.	EM-4.1
EM-5	Electromigration Reliability of Mn-doped Cu Interconnects for the 28 nm Technology Node, L. Cao, P.S. Ho, P. Justison*, The University of Texas at Austin, *GLOBALFOUNDRIES, Inc.	EM-5.1
ER - Electronic Systems Reliability		
ER-1	Chip EOS Issue Analysis in Board- Level Application, H. Wenke and F. Quo, Huawei Technologies Co. LTD.	ER-1.1
ER-2	memFET: From Gate Dielectric Breakdown to System Reconfigurability, J. Martin-Martinez, A. Crespo-Yepes, R. Rodriguez, M. Nafria, C.G. Almudever*, A. Rubio*, Universitat Autònoma de Barcelona, *Universitat Politècnica de Catalunya	ER-2.1
ER-3	Models and Methods for Determining Storage Reliability, A. Mense, L. Gullo, J. Thomas. P. Shedlock, Raytheon Missile Systems	ER-3.1
FA - Failure Analysis		
FA-1	Failure Recovery Mechanism Caused by Secondary Defect, S. Karki, D. Nguyen, Texas Instruments	FA-1.1
GD - Gate Dielectrics		
GD-1	New Insight on High-k/Metal Gate Reliability Modeling for Providing Guidelines for Process Development, M. Rafik, G. Ribes, P. Mora, S. Blonkowski, X. Federspiel, P. Caubet, C. Gaumer, M. Grosjean, D. Roy, STMicroelectronics	GD-1.1
GD-2	On the Meaning of Charge Pumping Curve Edges, D. Bauza, IMEP-LAHC Minatéc	GD-2.1
GD-3	Reliability in Gate First and Gate Last Ultra-Thin-EOT Gate Stacks Assessed with CV-eMSM BTI Characterization, E. Bury, B. Kaczec, H. Airamura, M. Toledano Luque, L. A. Ragnarsson, P. Roussel, A. Veloso, S.A. Chew, M. Togo, T. Schram, G. Groeseneken, KU Leuven, IMEC	GD-3.1
GD-5	Demonstrating Distribution of SILC Values at Individual Leakage Spots, T. Inatsuka, R. Kuroda, A. Teramoto, Y. Kumagai, S. Sugawa, T. Ohmi, Tohoku University	GD-5.1
ME - MEMS		
ME-1	Estimating the Detection Stability of a Si Nanowire Sensor Using an Additional Charging Electrode, M.-C. Chen, H.-C. Chen*, T.-H. Lee*, Y.-H. Lin**, J.-H. Shih**, B.-W. Wang*, Y.-F. Hou, Y.-J. Chen, C.-Y. Lin, C.-H. Lin, Y-P Hsieh#, C. Ho, M.-Y. Hua*, J.-T. Qiu*, T. Wang*, F.-L. Yang, National Nano Device Laboratories, *Chang Gung University, **National United University, #National Chiao-Tung Univ., #National Cheng Kung Univ.	ME-1.1
ME-2	Morphological Analysis of GaN Membranes Obtained by Micromachining of GaN/Si, A. Cismaru, A. Muller, F. Comanescu, M. Purica, A. Stefanescu, A. Dinescu, G. Konstantinidis*, A. Stavrinidis*, IMT - Bucharest, *FORTH - Heraklion	ME-2.1
ME-3	Spectroscopic Analysis of Material Transfer Phenomena in MEMS Switches, A. Peschot, C. Poulain, H. Sibuet, F. Souchon, N. Bonifaci*, O. Lesaint*, CEA, LETI, *G2Elab	ME-3.1
MY - Memory		
MY-1	The Effect of Hydrogen on Program Disturbance in Sub-2znm Nand Flash, Y. Jaewook, W. Cha, S. Seo, H. Oh, J. Oh, H. Shim, S. Choi, B-K. Kim, S. Cho, K. Kim, K-O Ahn and G. Bae, SK Hynix Inc.	MY-1.1
MY-2	Statistical Assessment of Endurance Degradation in High and Low Resistive States of the HfO ₂ -Based RRAM, S. Deora, G. Bersuker, M.G. Sung, D.C. Gilmer and P.D. Kirsch, H-F Li*, H. Chong* and S. Gausepohl*, SEMATECH and *CNSE	MY-2.1
MY-3	The Physical Insights into an Abnormal Erratic Behavior in the Resistance Random Access Memory, Y.J. Huang, S.S. Chung, H.Y. Lee, Y.S. Chen, F.T. Chen, P.Y. Gu, M.J. Tsai, National Chiao Tung University, ITRI	MY-3.1
MY-4	Program/Erase Speed, Endurance, Retention, and Disturbance Characteristics of Single-Poly Embedded Flash Cells, S.-H. Song, J. Kim, C.H. Kim, University of Minnesota	MY-4.1
MY-5	Reliable, Low-Power Super-Lattice Phase-Change Memory without Melting and Write-Pulse Down Slope, K. Johguchi, T. Egami, K. Takeuchi, Chuo University	MY-5.1
MY-6	Instability Study of high-k IPD Stacks on Hybrid Floating Gate Flash Memory, M.B. Zahid, R. Degraeve, L. Breuil, G. Van Den Bosch, J. Van Houdt, IMEC	MY-6.1
MY-7	Investigation of Data Retention Window Closure on Logic Embedded Non-volatile Memory, Y.-Y. Liao, L.Y. Tsai, Y. Leu, Y-HLee, W. Wang and K. Wu, TSMC	MY-7.1
MY-8	Reliability Study of Carbon-Doped GST Stack Robust Against Pb-Free Soldering Reflow, S. Souiki, Q. Hubert, G. Navarro, A. Persico, C. Jahan, E. Henaff, V. Delaye, D. Blachier, V. Sousa, L. Perniola, E. Vianello, B. De Salvo, CEA-LETI and IMEP-LAHC	MY-8.1
MY-9	Electrical Performances of SiO ₂ -doped GeTe for Phase-Change Memory Applications, G. Navarro, A. Persico, E. Henaff, F. Aussenac, P. Noe, C. Jahan, L. Perniola, V. Sousa, E. Vianello, B. De Salvo, CEA - LETI, MINATEC Campus	MY-9.1
MY-10	Random Telegraph Noise (RTN) in Scaled RRAM Devices, D. Veksler, G. Bersuker, L. Vandelli*, A. Padovani*, L. Larcher*, A. Muraviev, B. Chakrabarti**, E. Vogel**, D. Gilmer, P.D. Kirsch, SEMATECH, *Universitè degli studi di Modena e Reggio Emilia, **UT Dallas, Georgia Institute of Technology	MY-10.1
MY-11	180nm FRAM Reliability Demonstration with 10 Years Data Retention at 125°C, J. Rodriguez, J. Rodriguez-Latorre, C. Zhou, A. Venugopal, A. Acosta, M. Ball, P. Ndai, S. Madan, H. McAdams, K.R. Udayakumar, S. Summerfelt, T. San, T. Moise, Texas Instruments Inc.	MY-11.1
MY-12	Drain Stress Influence on Read Disturb Defectivity, M. De Tomasi, R.E. Vaion, L. Cola, P. Zaberboni, A. Mervic, STMicroelectronics	MY-12.1
PI - Process Integration		
PI-1	New Electrical Testing Structures and Analysis Method for MOL and BEOL Process Diagnostics and TDDB Reliability Assessment, Chen, S. Mittl, M. Shinosky, R. Dtifresne, J. Aitken, Y. Wang, K. Kolvenback, W. Henson, D. Mocuta, IBM	PI-1.1
PI-2	Reliability Studies of a 22nm SoC Platform Technology Featuring 3-D Tri-Gate, Optimized for Ultra Low Power, High Performance and High Density Application, A. Rahman, P. Bai, G. Curello, J. Hicks, C.-H. Jan, M. Jamil, J. Park, K. Phoa, M.S. Rahman, C. Tsai, B. Woolery, J.-Y. Yeh, Intel Corporation	PI-2.1
PI-3	Impact of Hydrogen in Capping Layers on BTI Degradation and Recovery in High-K Replacement Metal Gate Transistors, M. Jin, C. Tian*, G. La Rosa, S. Uppal**, W. Mcmahon**, H. Kothari***, Y. Liu**, E. Cartier, W. Lai, A. Dasgupta, S. Polvino, M. Belyansky, A. Chen**, X. Zhou, A. Madan, Y. Yao, N. Klymko, V. Narayanan, SAMSUNG Electronics, *IBM Microelectronics, **GLOBALFOUNDRIES, ***STMicroelectronics	PI-3.1
PR - Product IC Reliability		
PR-1	Product-Level Reliability Estimator with Advanced CMOS Technology, J.-G. Ahn, M.F. Lu, P.-C. Yeh, J. Chang, X. Wu, S.Y. Pai, Xilinx	PR-1.1
SE - Soft Errors		
SE-1	Modeling of Radiation-Induced Single Event Transients in SOI FinFETs, L Artola, G. Hubert, R. Schrimpf*. DESP/ONERA, *Vanderbilt University	SE-1.1
SE-2	Neutron-Induced Single-Event-Transient Effects in Ultrathin-Body Fully-Depleted Silicon-on-Insulator MOSFETs, J. Bi. R.A. Reed, R.D. Schrimpf, D.M. Fleetwood, Z. Han*. Vanderbilt University, *Chinese Academy of Sciences	SE-2.1

SE-3	Single-Event Transient Measurement on a DC/DC PWM Controller Using Pulsed X-ray, F. Ren. L. Chen, S. Shi*, G. Guo*, S. Wen***, R. Wong**, N. Van Vonno'^, L. Bhuvana#, University of Saskatchewan, *China Institute of Atomic Energy, **Canadian Light Source, ***Cisco Systems Inc., ^Interil Inc., #Vanderbilt University	SE-3.1
SE-4	A Comprehensive Soft Error Analysis Tool For Core Networking System, H. Zhu, R. Wong. S. Wen, Cisco	SE-4.1
SE-5	Contributions of Charge Sharing and Bipolar Effects to Cause or Suppress MCUs on Redundant Latches, K. Zhang, K. Kobayashi, Kyoto Institute of Technology and JST. CREST	SE-5.1
SE-6	Estimation of Hardened Flip-flop Neutron Soft Error Rates using SRAM Multiple-cell Upset Data in Bulk CMOS, N. Gaspard. S. Jagannathan, Z. Diggins, M. McCurdy, T. Loveless, B. Bhuvana, L. Massengill, W. Holman, A. Oates*, Y.-P. Fang*, S.-J. Wen**, R. Wong**, K. Lilja***, M. Bounasser****, Vanderbilt University, *TSMC, **Cisco Systems Inc. ***Robust Chip Inc.	SE-6.1
SE-7	Effect of Threshold Voltage Implants on Single-event Error Rates of D Flip-flops in 28-nm Bulk CMOS, N. Gaspard, S. Jagannathan, A. Kauppila, T. Loveless, J. Kauppila. B. Bhuvana, L. Massengill, W. Holman, A. Oates*, Y.P. Fang*, S.-J. Wen**, R. Wong** Vanderbilt University, *TSMC, **Cisco Systems Inc.	SE-7.1
SE-8	Length and Fin Number Dependence of Ionizing Radiation-Induced Degradation in Bulk FinFETs, I. Chatterjee. E. Zhang, B. Bhuvana, D.M. Fleetwood. Y.-P. Fang*, A. Oates*, Vanderbilt University, *TSMC	SE-8.1
	XT - Transistors	
XT-1	New Hot Carrier Degradation Modeling Reconsidering the Role of EES in Ultra Short N-Channel MOSFETs, Y.M. Randriamihaja, X. Federspiel, V. Huard. A. Bravaix*, P. Palestri**, STMicroelectronics. *ISEN-IM2NP, **DIEGM University of Udine	XT-1.1
XT-2	A Comprehensive AC/DC NBTI Model: Stress, Recovery, Frequency, Duty Cycle and Process Dependence, S. Desai. S. Mukhopadhyay, N. Goel. N. Nanaware. B. Jose, K. Joshi, S. Mahapatra, IIT - Bombay	XT-2.1
XT-3	Multi-Region DCIV Spectroscopy and Impacts on the Design of STI-based LDMOSFETs, Y He, G. Zhang, L. Han. X. Zhang, Peking University	XT-3.1
XT-4	Recovery Behavior in Negative Bias Temperature Instability, Y. Yonamoto, Hitachi. Ltd..	XT-4.1
XT-5	Investigation of Stochastic Implementation of Reaction Diffusion (RD) Model for NBTI Related Interface Traps, T. Naphade. N. Goel, P. Nair, S. Mahapatra, IIT Bombay	XT-5.1
XT-6	A Test Structure and Spectroscopic Method for Monitoring Interface Traps, C. Wei, Y. He, G. Zhang, X. Zhang, Peking University	XT-6.1
XT-7	The Physical Mechanisms of Iq Random Telegraph Noise in Deeply Scaled pMOSFETs, X. Ji. Y. Liao, C. Zhu, J. Chang, F. Yan, Y. Shi. Q. Guo*. Nanjing University, *Wuhan Xinxin Semiconductor Manufacturing Corp.	XT-7.1
XT-8	Effects of Positive and Negative Constant Voltage Stress on Organic TFTs, N. Wrachien. A. Cester, D. Bari, G. Meneghesso, J. Kovac*, J. Jakabovic*, M. Weis*, D. Donoval*, University of Padova, *Slovak University of Technology	XT-8.1
XT-9	Interaction Between BTI and HCI Degradation in High-K Devices Application to BTI Deconvolution from HCI in WLR Tests and Product Operation, X. Federspiel, M. Rafik, D. Angot, F. Cacho, D. Roy, STMicroelectronics	XT-9.1
XT-10	Detrimental Impact of Hydrogen Passivation on NBTI and HC Degradation, G. Pobegen, M. Nelhiebel, T. Crasser*, KAI GmbH, *TU Vienna	XT-10.1
XT-11	The Study of Time Constant Analysis in Random Telegraph Noise at the Subthreshold Voltage Region, A. Yonezawa, A. Teramoto, T. Obara, R. Kuroda, S. Sugawa, T. Ohmi, Tohoku University	XT-11.1